## Linear Algebra on GPGPUs－II

## Suddha Kalyan Basu

Comp 790－058（Class Lecture）
February 28， 2007


Image：Kolman and Hill，Introductory Linear Algebra， $8^{\text {th }}$
edition

ミつのヘ

## Outline

（1）Recap
2 Memory Requirements in Balanced Architectures
（3）Sparse Matrix Representations on GPUs
－Krüger，Westermann
－Bolz，Farmer，Grinspun，Schröder

4 Conclusions and Summary

Memory Requirements in Balanced Architectures Sparse Matrix Representations on GPUs

Conclusions and Summary

## Outline

(1) Recap
(2) Memory Requirements in Balanced Architectures
(3) Sparse Matrix Representations on GPUs

- Krüger, Westermann
- Bolz, Farmer, Grinspun, Schröder

4 Conclusions and Summary

## Recap from last lecture..

- Why Linear algebra on GPUs.
- Parallelizable operations
- High GPU performance in parallel and streaming computations.
- Matrix Multiplications.
- CPU and GPU-friendly methods.
- GPU programming
- CUDA - access to shared memory, block threading.


## Outline

（2）Memory Requirements in Balanced Architectures
（3）Sparse Matrix Representations on GPUs
－Krüger，Westermann
－Bolz，Farmer，Grinspun，Schröder

4 Conclusions and Summary

## Balanced Architectures

Processing Elements（PEs）are characterized by the following：
－Computational bandwidth（ $C$ ）
－I／O bandwidth（IO）
－Size of local memory（ $M$ ）

## Balanced Architectures

Processing Elements（PEs）are characterized by the following：
－Computational bandwidth（ $C$ ）
－I／O bandwidth（IO）
－Size of local memory（ $M$ ）

## Balanced PE

A PE is balanced if the I／O time equals computation time．

## Challenges

- Making use technological advances such as high computational bandwidth of CPUs, high I/O bandwidth of GPUs.
- Keeping architectures balanced.

$$
\frac{N_{C}}{C}=\frac{N_{I O}}{I O}
$$

$N_{C}, N_{I O}$ are the total number of operations and word exchanges for a computation, respectively.

## Challenges

- Making use technological advances such as high computational bandwidth of CPUs, high I/O bandwidth of GPUs.
- Keeping architectures balanced.

$$
\frac{N_{C}}{C}=\frac{N_{I O}}{I O}
$$

$N_{C}, N_{I O}$ are the total number of operations and word exchanges for a computation, respectively.

- If $C / I O$ increases by $\alpha$ (as when using an array of PEs), $N_{C} / N_{I O}$ must also increase by the same ratio.
- $N_{C} / N_{I O}$ is often a function of the size of local memory $M$.



## Matrix Multiplication

Multiply two matrices $A$ and $B$, each of size $N \times N$. Local memory size is $M$.

- Multiply a $\sqrt{M} \times N$ submatrix of $A$ with $N \times \sqrt{M}$.
- Compute $\sqrt{M} \times \sqrt{M}$ submatrices of the product matrix.

$$
\begin{aligned}
N_{C} & =\Theta(N \cdot M) \\
N_{I O} & =\Theta(N \cdot \sqrt{M}) \\
\frac{N_{C}}{N_{I O}} & =\Theta(\sqrt{M})
\end{aligned}
$$

## Matrix Multiplication

Multiply two matrices $A$ and $B$ ，each of size $N \times N$ ．Local memory size is $M$ ．
－Multiply a $\sqrt{M} \times N$ submatrix of $A$ with $N \times \sqrt{M}$ ．
－Compute $\sqrt{M} \times \sqrt{M}$ submatrices of the product matrix．

$$
\begin{aligned}
N_{C} & =\Theta(N \cdot M) \\
N_{I O} & =\Theta(N \cdot \sqrt{M}) \\
\frac{N_{C}}{N_{I O}} & =\Theta(\sqrt{M})
\end{aligned}
$$

If $\frac{N_{C}}{N_{I O}}$ increases by $\alpha, M$ has to increase by a factor of $\alpha^{2}$ ．

## Grid Computations

Consider a grid of dimension $d$, size $N^{d}$. Every grid cell is updated with the weighted average of cells in a surrounding window. An array of PEs to perform grid operations, each having memory of size $M$. Let $l=M^{1 / d}$.

- Local memory stores a $l \times \ldots \times l$ subgrid.
- I/O fetches the neighboring elements at boundaries. Size of boundary is $l^{d-1}$.

$$
\begin{aligned}
N_{C} & =\Theta\left(l^{d}\right)=\Theta(M) \\
N_{I O} & =\Theta\left(l^{d-1}\right) \\
\frac{N_{C}}{N_{I O}} & =\Theta(l)=\Theta\left(M^{1 / d}\right)
\end{aligned}
$$

## Grid Computations

Consider a grid of dimension $d$, size $N^{d}$. Every grid cell is updated with the weighted average of cells in a surrounding window. An array of PEs to perform grid operations, each having memory of size $M$. Let $l=M^{1 / d}$.

- Local memory stores a $l \times \ldots \times l$ subgrid.
- I/O fetches the neighboring elements at boundaries. Size of boundary is $l^{d-1}$.

$$
\begin{aligned}
N_{C} & =\Theta\left(l^{d}\right)=\Theta(M) \\
N_{I O} & =\Theta\left(l^{d-1}\right) \\
\frac{N_{C}}{N_{I O}} & =\Theta(l)=\Theta\left(M^{1 / d}\right)
\end{aligned}
$$

If $\frac{N_{C}}{N_{I O}}$ increases by $\alpha, M$ has to increase by a factor of $\alpha^{d}$.

## More Results

- FFT:
$M_{\text {new }}=\left(M_{\text {old }}\right)^{\alpha}$
- Matrix Triangularization:
$M_{\text {new }}=\alpha^{2} M_{\text {old }}$
- Sorting:
$M_{\text {new }}=\left(M_{\text {old }}\right)^{\alpha}$
- Matrix-vector Multiplication, solving triangular linear systems:
Not possible - system cannot be rebalanced merely by increasing the memory size of PEs.


## Implications for Parallel Architectures

－Comparing memory requirements of an architecture with single－PE and one with an array of $p$ PEs．
－Computational power of the new system is $p$ times that of the old one．
－To maintain a balanced architecture，the parallel system must have a larger local memory than the single PE in the original system．

## 1-D Array of Processors



Before: 1 PE


Now: p PEs

$$
\begin{aligned}
C_{\text {new }} & =p \cdot C \\
I O_{\text {new }} & =I O \\
C_{\text {new }} / I O_{\text {new }} & =p \cdot(C / I O)
\end{aligned}
$$

For scientific computations like matrix multiplication, grid computation and triangularization, $M_{\text {new }}=p^{2} M$. Thus, each of the PEs must have a local memory $p$ times larger than the original PE.

## 2-D Array of Processors



$$
\begin{aligned}
C_{\text {new }} & =p^{2} \cdot C \\
I O_{\text {new }} & =p \cdot I O \\
C_{\text {new }} / I O_{\text {new }} & =p \cdot(C / I O)
\end{aligned}
$$

Before: 1 PE

To meet the condition $M_{\text {new }}=p^{2} M$ for the system, the local memory for each PEs can be independent of $p$. Such a system is automatically balanced.

For $d$-dimensional array of processors, computations with the property that $M_{\text {new }}=\alpha^{d} M$ is automatically balanced.

## CPU-GPU comparison

CPU- high computational b/w, GPU- high I/O b/w.
If, for some $\beta>1$,

$$
\frac{C_{C P U}}{I O_{C P U}}=\frac{C_{G P U}}{I O_{G P U}} \cdot \beta
$$

To perform a given computation with same performance, CPU cache size must be altleast $\beta^{2}$ times larger than the GPU cache size.

Pentium 4 - Cache: 2 MB (single core), 4 MB (Dual Core) GPU - Cache: 128 KB.

## CPU-GPU comparison

CPU- high computational b/w, GPU- high I/O b/w.
If, for some $\beta>1$,

$$
\frac{C_{C P U}}{I O_{C P U}}=\frac{C_{G P U}}{I O_{G P U}} \cdot \beta
$$

To perform a given computation with same performance, CPU cache size must be altleast $\beta^{2}$ times larger than the GPU cache size.

Pentium 4 - Cache: 2 MB (single core), 4 MB (Dual Core) GPU - Cache: 128 KB. However for 3 GHz P4 vs. 7800 GTX, $\beta \approx \frac{3 / 0.5}{10 / 100}=60$.

## Outline



Recap

## Memory Requirements in Balanced Architectures

（3）Sparse Matrix Representations on GPUs
－Krüger，Westermann
－Bolz，Farmer，Grinspun，Schröder
（4）Conclusions and Summary

三 ゆのく

## Sparse Matrices: Problems

- Suffers due to random accesses to memory (cache unfriendly).
- Important to represent sparse matrices in a way so that cache misses are reduced.
- Large linear systems often have sparse matrices.
- Fluid equations, wave equations.

Sparse Matrix Representations on GPUs Conclusions and Summary

## Dense Matrix Representation

## Dense Matrices



N
三 つのく

## Banded Matrix Representation

## Banded Matrices



## 2 2D－Textures



Why do this？

## Banded Matrix Representation

## Banded Matrices



## 2 2D-Textures

Why do this? Cache Efficiency.


## Random Sparse Matrix Representation

## Random Sparse Matrices

三 ゆQल

Memory Requirements in Balanced Architectures
Sparse Matrix Representations on GPUs Conclusions and Summary

## Krüger，Westermann

Bolz，Farmer，Grinspun，Schröder

## Sparse Matrix－Vector Multiply



三 の人の

## Conjugate Gradient Method

## Unpreconditioned CG

$1 p^{(0)}=r^{(0)}=b-A x^{(0)} \quad$ for some initial guess $x^{(0)}$
2 for $i \leftarrow 0$ to \＃itr
$3 \quad \rho_{i}=r^{(i)^{T}} r^{(i)}$
$4 \quad q^{(i)}=A p^{(i)}$
$5 \quad \alpha_{i}=\rho_{i} / p^{(i)^{T}} q^{(i)}$
$6 \quad x^{(i+1)}=x^{(i)}+\alpha_{i} p^{(i)}$
$7 \quad r^{(i+1)}=r^{(i)}-\alpha_{i} q^{(i)}$
$8 \quad \beta_{i}=r^{(i+1)^{T}} r^{(i+1)} / \rho_{i}$
$9 \quad p^{(i+1)}=r^{(i+1)}+\beta_{i} p^{(i)}$
10 convergence check

Unpreconditioned GPU－based CG

```
    clMatVec \(\left(C L \_S U B, A, x^{(0)}, b, r^{(0)}\right) \quad\) initial guess \(x^{(0)}\)
    clVecOp( \(\left.C L \_A D D,-1,0, r^{(0)}, N U L L, r^{(0)}\right)\)
    clVecOp( \(\left.C L \_A D D, 1,0, r^{(0)}, N U L L, p^{(0)}\right)\)
    for \(i \leftarrow 0\) to \#itr
        \(\rho_{i}=\mathbf{c l V e c R e d u c e}\left(C L \_A D D, r^{(i)}, r^{(i)}\right)\)
        clMatVec ( \(\left.C L \_A D D, A, p^{(i)}, N U L L, q^{(i)}\right)\)
        \(\alpha_{i}=\mathbf{c l V e c R e d u c e}\left(C L \_A D D, p^{(i)}, q^{(i)}\right)\)
        \(\alpha_{i}=\rho_{i} / \alpha_{i}\)
        \(\mathbf{c l V e c O p}\left(C L \_A D D, 1, \alpha_{i}, x^{(i)}, p^{(i)}, x^{(i+1)}\right)\)
        clVecOp(CL_SUB, \(1, \alpha_{i}, r^{(i)}, q^{(i)}, r^{(i+1)}\) )
        \(\beta_{i}=\mathbf{c l V e c R e d u c e}\left(C L \_A D D, r^{(i+1)}, r^{(i+1)}\right.\) )
        \(\beta_{i}=\beta_{i} / \rho_{i}\)
        \(\mathbf{c l V e c O p}\left(C L \_A D D, 1, \beta_{i}, r^{(i+1)}, p^{(i)}, p^{(i+1)}\right)\)
        convergence check
```


## Performance

## Graphics card used: ATI 9800

- Vector-vector multiply:
- $512^{2}$ : $0.2 \mathrm{~ms}, 1024^{2}: 0.72 \mathrm{~ms}, 2048^{2}: 2.8 \mathrm{~ms}$.
- Dense Matrix-vector:
- $4096 \times 4096: 230 \mathrm{~ms}$.
- Sparse Matrix-vector:
- (Banded, 10 non-zero diagonals) $4096 \times 4096: 0.72 \mathrm{~ms}$, (Random) $1024^{2} \times 1024^{2}$ : 4.54 ms .


## Discussion

- Data resides on GPU memory during all iterations.
- Possible because matrix $A$ is static.


## Discussion

－Data resides on GPU memory during all iterations．
－Possible because matrix $A$ is static．
－Only the final result needs to be passed to the application．

## Discussion

- Data resides on GPU memory during all iterations.
- Possible because matrix $A$ is static.
- Only the final result needs to be passed to the application.
- Considerable speed-up due to use of RGBA texels for storing 4 vector entries.


## Discussion

- Data resides on GPU memory during all iterations.
- Possible because matrix $A$ is static.
- Only the final result needs to be passed to the application.
- Considerable speed-up due to use of RGBA texels for storing 4 vector entries.
- Contribution:
- Vector/Matrix representation
- Basis linear algebra operators


## Alternate Sparse Matrix Representation

(1) Vector x in texture $\mathcal{X}^{x}$
(2) Matrix $A$ stored in 2 textures: diagonal and off-diagonal non-zero entries separately.
(3) Indirection texture $\mathcal{R}^{x}$.
(4) Column indices $\mathcal{C}^{a}$, laid out exactly as $\mathcal{A}_{j}^{a}$, having pointers to corresponding entries in $\mathcal{X}^{x}$.


## Alternate Sparse Matrix Representation

(1) Vector x in texture $\mathcal{X}^{x}$
(2) Matrix $A$ stored in 2 textures: diagonal and off-diagonal non-zero entries separately.
(3) Indirection texture $\mathcal{R}^{x}$.
(4) Column indices $\mathcal{C}^{a}$, laid out exactly as $\mathcal{A}_{j}^{a}$, having
 pointers to corresponding entries in $\mathcal{X}^{x}$.
Storing diagonal and off-diagonal entries separately help in preconditioning for C-G method.

Memory Requirements in Balanced Architectures
Sparse Matrix Representations on GPUs Conclusions and Summary

## Computing Matrix Entries

Result of matrix－vector multiplication： $\mathcal{Y}^{x}$（texture）．


$$
\begin{aligned}
j & =\mathcal{R}^{x}[i] \\
\mathcal{Y}^{x}[i] & =\mathcal{A}_{i}^{x}[i] * \mathcal{X}^{x}[i]+\sum_{c=0}^{k_{i}-1} \mathcal{A}_{j}^{a}[j+c] * \mathcal{X}^{x}\left[\mathcal{C}^{a}[j+c]\right],
\end{aligned}
$$

## Optimizations

- Round-robin pipelining of texture access
- Multithreading: $q$ independent stream records, processed in an interleaved manner.
- Instructions $I_{1}, I_{2}, \ldots$, Records $R_{1}, R_{2}, \ldots, R_{q}$ executed as $I_{1}\left(R_{1}\right), I_{1}\left(R_{2}\right), \ldots, I_{1}\left(R_{q}\right), I_{2}\left(R_{1}\right), I_{2}\left(R_{2}\right), \ldots, I_{2}\left(R_{q}\right), \ldots$.
- Hides latency between two data-dependent instructions.
- Making use of SIMD execution style:- Choose rectangle area appropriately.
- $p$ parallel pipelines, $q$ records, choose $w \cdot h \approx p \cdot q$.


## Performance



## CPU: 3GHz Pentium 4, GPU: nVIDIA GeForce FX

- Unstructured matrix multiplications: (Size: $37 k \times 37 k$, Avg. non-zero entries per row: 7)
- CPU: 13.33 ms , GPU: 8.33 ms (theoretical bound: 2 ms )
- Structured matrix multiplications: (Grid size-257×257)
- CPU: 1.33 ms, GPU: 0.73 ms (theoretical bound: 0.21 ms )


## Outline

Memory Requirements in Balanced Architectures（3）Sparse Matrix Representations on GPUs
－Krüger，Westermann
－Bolz，Farmer，Grinspun，Schröder

4 Conclusions and Summary

三 ゆのく

## Remarks

－Combination of approaches：
－Multi－threading to hide latency，along with Krüger＇s representation of sparse matrices．
－Compare performances of CUBLAS on G80，with the above results．

## References

© Krüger and Westermann, "Linear Algebra Operators for GPU Implementation of Numerical Algorithms." ACM SIGGRAPH 2003.
(2) Bolz, Farmer, Grinspun and Schröder, "Sparse Matrix Solvers on the GPU: Conjugate Gradients and Multigrid". ACM SIGGRAPH 2003.
(3 Kung, "Memory Requirements for Balanced Architechtures", ISCA 1986: Proceedings of the 13th annual international symposium on Computer architectures.

